Floorplanning Method Reducing Thermally-Induced Structural Stress In Chiplet Packages (Penn State, Intel, ASU et al.)

Floorplanning Method Reducing Thermally-Induced Structural Stress In Chiplet Packages (Penn State, Intel, ASU et al.)

A new technical paper titled “STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration” was published by researchers at Pennsylvania State University, Intel, Arizona State University and University of…

Article Source
https://semiengineering.com/floorplanning-method-reducing-thermally-induced-structural-stress-in-chiplet-packages-penn-state-intel-asu-et-al/